## (Solved) Spin Direction Detector Consider a system which consists of a spinning circular disk and stationary probes A (at 12 o'clock on the disk frame) and B...

please I need Help with this digital design lab. file is attached.Â

Spin Direction Detector
Consider a system which consists of a spinning circular disk and stationary probes A (at 12 oâ€™clock on the disk frame) and B (at 3 oâ€™clock on the disk frame}. One half of the disk is black and causes a probe to
register the value 1 when the portion of the disk passes beneath it. The other half of the disk is white and
causes a probe to register the value 0 when the portion of the disk passes beneath it. Your goal is to design a
digital system that determines if the disk is spinning ciockwise or anti-clockwise. The system has three
synchronous inputs (A, B and ENABLE) and the two moore outputs (VALID and DIRECTION) that must
realize the following operational characteristics:
0 When the disk is spinning at ï¬ill speed ENABLE is asserted (1). While enabled, the clock
frequency will be high enough to guarantee that the disk is sampled 8 times per rotation.
Otherwise (when the disk is stopped or changing direction), the external system holds ENABLE
low (0).
o The value of the DIRECTION should be low (0) if the direction of the spin is counter-
clockwise. The value of DIRECTION should be high (1) if the direction of spin is clockwise.
The value of DIRECTION output is ignored (and thus can be treated as donâ€™t care) until valid is
asserted.
o Menever ENABLE is low or when ENABLE is high and the DIRECTION is not yet valid, the
output VALID is held low (0). Once the direction of the spin is determined (and the value of
direction set accordingly) VALID should be asserted. 0 Once the VALID is asserted, the outputs should be held stable until ENABLE goes low. LAB 6 â€” Sequential Circuit Design
0 [3 points} Design a state diagram for this machine. Include timing diagrams that demonstrate the functionality of your state machine. Attempt to make your design in a minimum number of states. 0 [2 points] Make a reasonable state assignment (use the guidelines discussed in class) and construct
the state table using these assignments for this state machine. Determine input (excitation) equations
using Dâ€”type ï¬‚ip-ï¬‚ops for the state memory. 0 [1 points] Implement this design using the lab simulator. Draw or print a schematic for the circuit
using D-type ï¬‚ip-ï¬‚ops with the 331 and MSI parts of your choice for the next state and output
logic. Provide complete documentation for this schematic.

Solution details:
STATUS
QUALITY
Approved

This question was answered on: Sep 05, 2019

Solution~000200113055.zip (25.37 KB)

This attachment is locked

We have a ready expert answer for this paper which you can use for in-depth understanding, research editing or paraphrasing. You can buy it or order for a fresh, original and plagiarism-free copy from our tutoring website www.aceyourhomework.com (Deadline assured. Flexible pricing. TurnItIn Report provided)

STATUS

QUALITY

Approved

Sep 05, 2019

EXPERT

Tutor